tion between SoC and 3D package has emerged, which is -Efficiency of active area on each chip because of no keep out area for TSV.
-Efficiency of wiring layers on each chip as the global wiring is built on the Si interposer.
-Efficiency of heat dissipation using thermal lid as compared to 3D stack.
Si has been most widely evaluated as an interposer material, but alternative materials such as glass [10] [11] [12] or organic are also proposed for interposer. The authors studied feasible package configuration based on currently applicable design rule for conventional multi-chip-module (MCM) FCPBGA and interposer FCPBGA with three different interposer materials of Si, glass, and organic assuming a logic chip and a memory chip mounted on the interposer. We investigated thermo-mechanical behavior of the micro joints at chip-to-interposer and interposer-to-substrate, and thermo-mechanical stress at the dielectric layer under the C4 bump pad of the chip by finite element method (FEM) modeling.
Design Assessment

Basic assumptions
We set basic assumptions of logic chip, memory chip, 
FEM Analysis on Mechanical Stress of 2.5D Package Interposers
Takashi Hisada, Toyohiro Aoki, Junko Asai, and Yasuharu Yamada I/O counts and package size as shown in Table 1 . We refer to JEDEC standard MO-305A [4] for micropillar grid array (MPGA) memory chip, and we set simple numbers of I/O count for this design assessment. Custom memory with 200 μm pitch is also assumed for organic interposer and organic substrate as MPGA bump pitch is too tight for organic carrier. Table 1 summarizes the features we use in this study.
The images of bump layout for logic chip and MPGA memory chip are shown in Fig. 1 . The MPGA memory chip uses a centralized layout, and there are four bump layout blocks in the center. interposer is assumed to be coreless substrate configuration in this study. Table 2 shows the design ground rules of each package configuration used to assess the package key parameters which are the size of interposer and organic substrate, and layer count of build-up substrate and RDL. We set 0.375 mm clearance between logic and memory chips for Si/ 1,267 μm 1) (b) and (c) in Figure 2 2) (a) in Figure 2 The Si/glass interposer size can be determined by the width of direct wirings between the logic chip and the memory chip (S1 in Fig. 3 ), the width of wirings from logic to TSV/TGV (S2 in Fig. 3 Escaped trace count on one layer can be calculated by the below equation. 
Package configurations
Design ground rules and key package parameters
EscapedTraceCount = − − P D L L 2(1)
FEM Modeling and Analysis
We analyzed two phases in the process flow -(1) After flip chip reflow, before underfill resin apply, (2) After mount of the assembled interposer with chips and underfill resin on the organic substrate. Both were modeled in half of the assembled form. The reference temperature is set at 180°C. Table 4 shows the material properties we used in the models. We assume four build-up layers without glass fiber 
After flip chip reflow
We assume two chips are mounted on a singulated interposer. The models do not contain underfill resin to simulate the state after cooling of flip chip reflow. We analyzed warpage of the assembled interposer using macro model and first principal stress in the dielectric layer under the bump pad in the logic chip using multi scale modeling technique. MCM FCPBGA was also modeled for comparison to the interposer FCPBGAs. Table 5 shows the model matrix we analyzed. Although the TSV/TGV pitch is set as 0.65 mm from the design assessment, we added different via densities which are equivalent to have full matrix of 0.5 mm pitch or 0.8 mm pitch in 27 mm × 27 mm interposer for this analysis. poser, but a study with a stiffener was not performed here.
Warpage of the interposer
After interposer mount reflow
We 
Summar y
We investigated feasible interposer designs with a set of assumptions for Si, glass and organic interposers. It is necessary to understand how key factors, i.e. stress in the low-k dielectric layer under C4 pad, manufacturability of interposer mount process, and reliability of solder joint, changes with variables such as interposer material, interposer size, and chip size for optimization of product design.
